Circuit and method for reducing jitter in a PLL of high speed serial links

Citations

2003/0080817 5343167 5422603 5463352 5495207 5650754 5783972 5807003 5903195 5959502 6097244 6292061 6977558

Suggestions

If you were to search for Circuit and method for reducing jitter in a PLL of high speed serial links using relaxed search criteria, these patents would come up:

Patent number	Title	Issue date
6169454	Receive amplifier for high speed data	2001-01-02
6169533	High speed analog color key detection technique and system	2001-01-02
6169558	Process and apparatus for high speed laser printing using a roller having a convertible structure	2001-01-02
6169703	Method for controlling high speed digital electronic memory	2001-01-02
6169746	Signal transmission system for high speed serial bus	2001-01-02
6170540	High speed depositor with positive displacement pump and stepping motor	2001-01-09
6170747	Apparatus for inspecting print quality of barcodes on a high speed moving web	2001-01-09
6170998	Processor which returns from a subroutine at high speed and a program translating apparatus which generates machine programs that makes a high-speed return from a subroutine	2001-01-09
6171149	High speed connector and method of making same	2001-01-09
6171152	Standard footprint and form factor RJ-45 connector with integrated signal conditioning for high speed networks	2001-01-09
6171427	High speed corrugator single facer with steam injection	2001-01-09
6172535	High-speed analog comparator structures and methods	2001-01-09
6172895	High capacity memory module with built-in-high-speed bus terminations	2001-01-09
6172918	Semiconductor memory device allowing high-speed operation of internal data buses	2001-01-09
6172923	Programmable read only memory with high speed differential sensing at low operating voltage	2001-01-09
6172968	High-speed data transmission in mobile communication networks	2001-01-09
6173342	High speed bus interface for peripheral devices	2001-01-09
6174044	High speed printing device and method therefor	2001-01-16
7202656	Methods and structure for improved high-speed TDF testing using on-chip PLL	2007-04-10
7042277	Circuit and method for reducing jitter in a PLL of high speed serial links	2006-05-09

Claims:

What is claimed is:

1. A circuit for reducing jitter in a high speed serial link, the circuit comprising: a phase-locked loop (PLL), the PLL comprising a voltage controlled oscillator (VCO); aregulator coupled to the PLL to provide a supply voltage to the PLL; and a regulator control circuit coupled to the PLL and to the regulator for examining at least one parameter related to performance of the VCO, including a VCO control voltage, and forcontrolling adjustments of the supply voltage based on the examination.

2. The circuit of claim 1 wherein the regulator control circuit further determines if the VCO control voltage is within a predetermined range of optimum operation.

3. The circuit of claim 2 wherein the regulator control circuit further examines a lock status of the PLL.

4. The circuit of claim 3 wherein when the VCO control voltage is within the predetermined range and the PLL is locked, no adjusting of the supply voltage is done.

5. The circuit of claim 4 wherein when the VCO control voltage is not within the predetermined range or the PLL is not locked, the supply voltage is adjusted.

6. The circuit of claim 5 wherein the regulator control circuit further controls selection of a voltage level output from the regulator.

7. The circuit of claim 1 wherein the regulator control circuit comprises a band gap-based reference generator coupled to comparator logic, the comparator logic coupled to measurement logic, and decision logic coupled to the measurement logicand to the comparator logic.

8. A regulator control circuit for reducing jitter in a high speed serial link, the circuit comprising: decision logic for examining at least one parameter related to performance of a voltage controlled oscillator (VCO) in a phase-locked loop(PLL), including a VCO control voltage, comparator logic coupled to the decision logic for comparing the VCO control voltage to predetermined voltage levels, and controlling adjustments of a supply voltage to the VCO based on the examining.

9. The regulator control circuit of claim 8 further comprising a band gap-based reference generator for establishing the predetermined voltage levels.

10. The regulator control circuit of claim 8 further comprising measurement logic coupled to the comparator logic for measuring an output of the comparator logic against a predetermined range of optimum operation and providing an indicatorsignal to the decision logic.

11. The regulator control circuit of claim 10 wherein the decision logic further examines a lock status of the PLL.

12. The regulator control circuit of claim 11 wherein when the decision logic determines that the VCO control voltage is within the predetermined range based on the indicator signal and that the PLL is locked based on the lock status, noadjusting of the supply voltage is done.

13. The regulator control circuit of claim 12 wherein when the decision logic determines that VCO control voltage is not within the predetermined range or the PLL is not locked, the supply voltage is adjusted.

14. The regulator control circuit of claim 8 wherein the decision logic further controls selection of a voltage level output of a regulator supplying voltage to the VCO.

15. A method for reducing jitter in a phase-locked loop (PLL) of a high speed serial link, the method comprising: (a) examining at least one parameter related to performance of a voltage controlled oscillator (VCO) in the PLL, including a VCOcontrol voltage; and (b) controlling adjustment of a supply voltage to the VCO based on the examining.

16. The method of claim 15 wherein the examining step (a) further comprises determining if the VCO control voltage is within a predetermined range of optimum operation.

17. The method of claim 16 wherein the examining step (a) further comprises examining a lock status of the PLL.

18. The method of claim 17 wherein when the VCO control voltage is within the predetermined range and the PLL is locked, no adjusting of the supply voltage is done.

19. The method of claim 18 wherein when the VCO control voltage is not within the predetermined range or the PLL is not locked, the supply voltage is adjusted.

20. The method of claim 15 wherein controlling step (b) further comprises controlling selection of a voltage level output of a regulator supplying voltage to the VCO.

Patent number:
7042277
View patent at USPTO

Filing date:
October 14, 2003

Issue date:
May 9, 2006

Inventors:
Hayden C. Cranford, Jr. (Cary, NC)
Vernon R. Norman (Cary, NC)
Stacy J. Garvin (Durham, NC)
Todd M. Rasmus (Cary, NC)

Assignee:
International Business Machines Corporation (Armonk, NY)

Primary Examiner:
Minh Nguyen

Attorney, Agent or Firm:
Sawyer Law Group LLP

Current U.S. Classification: 327/538 331/185