Non-volatile mass storage cache coherency apparatus

Abstract:

Apparatus and methods relating to a cache coherency administrator. The cache coherency administrator can include a display to indicate a cache coherency status of a non-volatile cache.

Citations

4723181 4908793 4972364 5046043 5070314 5133060 5197895 5269019 5274799 5347428 5353430 5442752 5466629 5499337 5519831 5526482 5542066 5586291 5615353 5636355 5701516 5764945 5787296 5787466 5806085 5860083 5890205 5918244 5963721 6012140 6023713 6052789 6072490 6101574 6122711 6165006 6175160 6178479 6208273 6263405 6295577 6370614 6438647 6725342 6785767

Cited By

Patent number	Title	Issue date
7103724	Method and apparatus to generate cache data	2006-09-05
7233880	Adaptive cache algorithm for temperature sensitive memory	2007-06-19

Suggestions

If you were to search for Non-volatile mass storage cache coherency apparatus using relaxed search criteria, these patents would come up:

Patent number	Title	Issue date
6263403	Method and apparatus for linking translation lookaside buffer purge operations to cache coherency transactions	2001-07-17
6272604	Contingent response apparatus and method for maintaining cache coherency	2001-08-07
6275897	Remote cache utilization for mirrored mass storage subsystem	2001-08-14
6292879	Method and apparatus to specify access control list and cache enabling and cache coherency requirement enabling on individual operands of an instruction of a computer	2001-09-18
6295581	Method and apparatus for assuring cache coherency	2001-09-25
6304945	Method and apparatus for maintaining cache coherency in a computer system having multiple processor buses	2001-10-16
6314497	Apparatus and method for maintaining cache coherency in a memory system	2001-11-06
6353837	Method and apparatus providing mass storage access from systems using different meta-data formats	2002-03-05
6434677	Method and apparatus for altering data length to zero to maintain cache coherency	2002-08-13
6449699	Apparatus and method for partitioned memory protection in cache coherent symmetric multiprocessor systems	2002-09-10
6457087	Apparatus and method for a cache coherent shared memory multiprocessing system	2002-09-24
6467012	Method and apparatus using a distributed system structure to support bus-based cache-coherence protocols for symmetric multiprocessors	2002-10-15
6490152	Apparatus and method for selectably including a mass storage device in a selectable space of a computer system	2002-12-03
6557082	Method and apparatus for ensuring cache coherency for spawned dependent transactions in a multi-system environment with shared data storage devices	2003-04-29
6862668	Method and apparatus for using cache coherency locking to facilitate on-line volume expansion in a multi-controller storage system	2005-03-01
7120824	Method, apparatus and program storage device for maintaining data consistency and cache coherency during communications failures between nodes in a remote mirror pair	2006-10-10
6725342	Non-volatile mass storage cache coherency apparatus	2004-04-20
6912669	Method and apparatus for maintaining cache coherency in a storage system	2005-06-28
7017012	Distributed storage cache coherency system and method	2006-03-21
6941423	Non-volatile mass storage cache coherency apparatus	2005-09-06

Claims:

What is claimed is:

1. A controller to determine if there is coherency between a mass-storage device and a cache, wherein the controller is to flush the cache and operate the cache in awrite-through mode based on receipt of an indication that the mass-storage device or the cache is to be physically disconnected from the system, and wherein the controller is to change the cache from write-through mode to write-back mode based on thecache having been physically reconnected to a mass-storage device.

2. The controller of claim 1, wherein the controller is coupled to a display to provide an indication to a user whether it is safe from a data-coherency standpoint to physically disconnect the mass-storage device or the cache from the system.

3. The controller of claim 1, wherein the cache is a non-volatile cache.

4. The controller of claim 3, wherein the non-volatile cache is a ferro-electric RAM.

5. The controller of claim 1, wherein the display is selected from the group consisting of a light emitting diode, a bi-state light emitting diode, and a liquid crystal display.

6. The controller of claim 1, wherein the apparatus further comprises an input to receive an indication from a user that the system should be made safe from a data-coherency standpoint to physically disconnect the mass-storage device or thecache from the system.

7. A system comprising: a mass-storage device; a non-volatile cache; a controller to determine if there is coherency between the mass-storage device and the cache, wherein the controller is to flush the cache and operate the cache in awrite-through mode based on receipt of an indication that the mass-storage device or the cache is to be physically disconnected from the system.

8. The system of claim 7, wherein the system further comprises a display coupled to the controller to provide an indication to a user whether it is safe from a data-coherency standpoint to physically disconnect the mass-storage device or thecache from the system.

9. The system of claim 8, wherein the cache is a non-volatile cache.

10. The system of claim 9, wherein the non-volatile cache is a ferro-electric RAM.

11. The system of claim 7, wherein the display is selected from the group consisting of a light emitting diode, a bi-state light emitting diode, and a liquid crystal display.

12. The system of claim 7, wherein the apparatus further comprises an input to receive an indication from a user that the system should be made safe from a data-coherency standpoint to physically disconnect the mass-storage device or the cachefrom the system.

13. A method of administering coherency in a system with a mass-storage device and a cache, the method comprising: receiving an indication from a user that the system should be made safe from a data-coherency standpoint to physically disconnectthe mass-storage device or the cache from the system; flushing the cache and changing the cache to a write-through mode based on receipt of said indication that the system should be made safe from a data-coherency standpoint to physically disconnect themass-storage device or the cache from the system; determining that the cache has been physically reconnected to a mass-storage device; and changing the cache from write-through mode to write-back mode based on the cache having been physicallyreconnected to the mass-storage device.

14. The method of claim 13, wherein the method further comprises displaying an indication that it is safe from a data-coherency standpoint to physically disconnect the mass-storage device or the cache from the system.

15. The method of claim 13, wherein the indication is displayed using one of a light emitting diode, a bi-state light emitting diode, or a liquid crystal display.

16. The apparatus of claim 13, wherein the cache is a ferro-electric RAM.

Patent number:
6941423
View patent at USPTO

Filing date:
December 22, 2003

Issue date:
September 6, 2005

Inventor:
Richard L. Coulson (Portland, OR)

Assignee:
Intel Corporation (Santa Clara, CA)

Primary Examiner:
Nasser Moazzami

Attorney, Agent or Firm:
Kenyon & Kenyon

Current U.S. Classification: 711/135 711/141 711/142 711/143